Overview

The Fujitsu MBF 300 Solid-State Fingerprint Sweep Sensor is a direct contact, fingerprint acquisition device. It is a high performance, low power, low cost, capacitive sensor composed of a two-dimensional array of metal electrodes in the sensing array. Each metal electrode acts as one plate of a capacitor and the contacting finger acts as the second plate. A passivation layer on the device surface forms the dielectric between these two plates. Ridges and valleys on the finger yield varying capacitor values across the array, and the resulting varying discharge voltages are read to form an image of the fingerprint.

The MBF 300 sensor when combined with Sweep Sensor image capture software works by sliding your finger over the sensor surface. Rapid image capture software detects multiple fingerprint images and reconstructs the fingerprint minutia template.

The MBF 300 is manufactured in standard CMOS technology. The 256 x 32 sensor array has a 50 µm pitch and yields a 500-dpi image. The sensor surface is protected by a patented, ultra-hard, abrasion and chemical resistant coating.

Features

- Capacitive solid-state device
- 500-dpi resolution (50 µm pitch)
- 1.28 cm x 0.16 cm sensor area
- 256 x 32 sensor array
- 2.8V to 5V operating range
- Exceptionally hard protective coating
- Integrated 8-bit analog to digital converter
- One of three bus interfaces:
  - 8-bit microprocessor bus interface
  - Integrated USB Full-Speed Interface
  - Integrated Serial Peripheral Interface
- Standard CMOS technology
- Low power, less than 70 mW operating at 5V

Applications

- Secure access for databases, networks, local storage
- Portable fingerprint acquisition
- Smart Cards
- Identity verification for ATM transactions
- Cellular phone-based security access
- Access control and monitoring (home, auto, office, etc.)
Table of Contents

Chip Operation ........................................................................................................................................................................... 1
Block Diagram ................................................................................................................................................................................ 1
Connection Diagram ....................................................................................................................................................................... 2
Pin List .......................................................................................................................................................................................... 3
Pin Descriptions ........................................................................................................................................................................... 4
Device Bus Operation ................................................................................................................................................................. 7
   Microprocessor Bus Interface .................................................................................................................................................. 7
Serial Peripheral Bus Interface (SPI) Slave .................................................................................................................................. 8
   SPI Bus Mode ............................................................................................................................................................................. 8
   SPI Slave Mode ........................................................................................................................................................................ 8
   Register Read Command in SPI Slave Mode ............................................................................................................................... 8
   Register Write Command for SPI Slave Mode .......................................................................................................................... 8
USB Interface Mode, Using Internal ROM .................................................................................................................................. 8
   Endpoint 0 ............................................................................................................................................................................... 8
   Endpoint 1 ............................................................................................................................................................................... 8
   Endpoint 2 ............................................................................................................................................................................... 8
USB Interface Mode, Using External ROM .................................................................................................................................. 8
   SPI Master Mode ..................................................................................................................................................................... 9
Function Register Descriptions .................................................................................................................................................... 9
Function Register Map ................................................................................................................................................................. 9
   RAH 0x00 ............................................................................................................................................................................... 10
   RAL 0x01 ............................................................................................................................................................................... 10
   CAL 0x02 ............................................................................................................................................................................... 10
   REH 0x03 ............................................................................................................................................................................... 10
   REL 0x04 ............................................................................................................................................................................... 10
   CEL 0x05 ............................................................................................................................................................................... 10
   DTR 0x06 ............................................................................................................................................................................... 11
   DCR 0x07 ............................................................................................................................................................................... 11
   CTRLA 0x08 .......................................................................................................................................................................... 11
   CRTLB 0x09 .......................................................................................................................................................................... 13
   CTRL C 0x0A ........................................................................................................................................................................ 14
   SRA 0x0B ............................................................................................................................................................................... 14
   PGC 0x0C ............................................................................................................................................................................... 15
   ICR 0x0D ............................................................................................................................................................................... 15
   ISR 0x0E ............................................................................................................................................................................... 16
   CIDH 0x10 ............................................................................................................................................................................. 16
Chip Operation

The sensor array includes 256 columns and 32 rows of sensor plates. Associated with each column are two sample-and-hold circuits. A fingerprint image is sensed or captured one row at a time. This "row capture" occurs in two phases. In the first phase, the sensor plates of the selected row are pre-charged to the VDD voltage. During this pre-charge period, an internal signal enables the first set of sample-and-hold circuits to store the pre-charged plate voltages of the row.

In the second phase, the row of sensor plates is discharged with a current source. The rate at which a cell is discharged is proportional to the "discharge current." After a period of time (referred to as the "discharge time"), an internal signal enables the second set of sample-and-hold circuits to store the final plate voltages. The difference between the precharged and discharged plate voltages is a measure of the capacitance of a sensor cell. After the row capture, the cells within the row are ready to be digitized.

The sensitivity of the chip is adjusted by changing the discharge current and discharge time. The nominal value of the current source is controlled by an external resistor connected between the ISET pin and ground. The current source is controlled from the Discharge Current Register (DCR). The discharge time is controlled by the Discharge Time Register (DTR).

Block Diagram
Connection Diagram

MBF300-FPC PIN I/O

FACING CONTACT PADS

NC GND VDD3 VDD3 DP DM MODE0 MODE1 MISO MOSI CS0/SCS CS1/SCLK EXTINT WAIT INTR XTL1 XTL2 VDD2 VSS2 WR RD A0 D0 D1 D2 D3 VDD1 VSS1 D4 D5 D6 D7 P1 P0 TEST VDDA2 VSSA2 FSET AIN ISET GND VSSA1 VDDA1 NC NC

NOTE: NC (NO CONNECTION)
## Pin List

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Name</th>
<th>Type</th>
<th>IOL (5.0 V)</th>
<th>IOH (5.0 V)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>NC</td>
<td></td>
<td></td>
<td></td>
<td>No Connect</td>
</tr>
<tr>
<td>2</td>
<td>NC</td>
<td></td>
<td></td>
<td></td>
<td>No Connect</td>
</tr>
<tr>
<td>3</td>
<td>VDDA1</td>
<td>PWR</td>
<td></td>
<td></td>
<td>Analog Power Supply</td>
</tr>
<tr>
<td>4</td>
<td>VSSA</td>
<td>GND</td>
<td></td>
<td></td>
<td>Analog Ground</td>
</tr>
<tr>
<td>5</td>
<td>VSSA</td>
<td>GND</td>
<td></td>
<td></td>
<td>Analog Ground</td>
</tr>
<tr>
<td>6</td>
<td>ISET</td>
<td>O</td>
<td></td>
<td></td>
<td>Sets Reference Current</td>
</tr>
<tr>
<td>7</td>
<td>AIN</td>
<td>I</td>
<td></td>
<td></td>
<td>Analog Input</td>
</tr>
<tr>
<td>8</td>
<td>FSET</td>
<td>O</td>
<td></td>
<td></td>
<td>Sets Internal Multi-vibrator Frequency</td>
</tr>
<tr>
<td>9</td>
<td>VSSA2</td>
<td>GND</td>
<td></td>
<td></td>
<td>Analog Ground</td>
</tr>
<tr>
<td>10</td>
<td>VDDA2</td>
<td>PWR</td>
<td></td>
<td></td>
<td>Analog Power Supply</td>
</tr>
<tr>
<td>11</td>
<td>TEST</td>
<td>I</td>
<td></td>
<td></td>
<td>Test Mode Enable</td>
</tr>
<tr>
<td>12</td>
<td>P0</td>
<td>O</td>
<td>8mA</td>
<td>4mA</td>
<td>Output Port 0</td>
</tr>
<tr>
<td>13</td>
<td>P1</td>
<td>O</td>
<td>8mA</td>
<td>4mA</td>
<td>Output Port 1</td>
</tr>
<tr>
<td>14</td>
<td>D7</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>Data Bit 7</td>
</tr>
<tr>
<td>15</td>
<td>D6</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>Data Bit 6</td>
</tr>
<tr>
<td>16</td>
<td>D5</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>Data Bit 5</td>
</tr>
<tr>
<td>17</td>
<td>D4</td>
<td>I/O</td>
<td>8mA</td>
<td></td>
<td>Data Bit 4</td>
</tr>
<tr>
<td>18</td>
<td>VSS1</td>
<td>GND</td>
<td></td>
<td></td>
<td>Digital Ground</td>
</tr>
<tr>
<td>19</td>
<td>VDD1</td>
<td>PWR</td>
<td></td>
<td></td>
<td>Digital Power Supply</td>
</tr>
<tr>
<td>20</td>
<td>D3</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>Data Bit 3</td>
</tr>
<tr>
<td>21</td>
<td>D2</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>Data Bit 2</td>
</tr>
<tr>
<td>22</td>
<td>D1</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>Data Bit 1</td>
</tr>
<tr>
<td>23</td>
<td>D0</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>Data Bit 0</td>
</tr>
<tr>
<td>24</td>
<td>A0</td>
<td>I</td>
<td></td>
<td></td>
<td>Address Input</td>
</tr>
<tr>
<td>25</td>
<td>RD</td>
<td>I</td>
<td>8mA</td>
<td>4mA</td>
<td>Read Enable, Active Low</td>
</tr>
<tr>
<td>26</td>
<td>WR</td>
<td>I</td>
<td>8mA</td>
<td>4mA</td>
<td>Write Enable, Active Low</td>
</tr>
<tr>
<td>27</td>
<td>VSS2</td>
<td>GND</td>
<td></td>
<td></td>
<td>Digital Ground</td>
</tr>
<tr>
<td>28</td>
<td>VDD2</td>
<td>PWR</td>
<td></td>
<td></td>
<td>Digital Power Supply</td>
</tr>
<tr>
<td>29</td>
<td>XTAL2</td>
<td>O</td>
<td></td>
<td></td>
<td>Internal Oscillator Output</td>
</tr>
<tr>
<td>30</td>
<td>XTAL1</td>
<td>I</td>
<td></td>
<td></td>
<td>Internal Oscillator Input</td>
</tr>
<tr>
<td>31</td>
<td>INTR</td>
<td>O</td>
<td>8mA</td>
<td></td>
<td>Interrupt Output, Active Low</td>
</tr>
<tr>
<td>32</td>
<td>WAIT</td>
<td>O</td>
<td>8mA</td>
<td></td>
<td>Wait, Active Low</td>
</tr>
<tr>
<td>33</td>
<td>EXTINT</td>
<td>I</td>
<td></td>
<td></td>
<td>External Interrupt Input</td>
</tr>
<tr>
<td>34</td>
<td>CS1/SCLK</td>
<td>I/O</td>
<td></td>
<td></td>
<td>Chip Select, Active High</td>
</tr>
<tr>
<td>35</td>
<td>CS0/SCS</td>
<td>I/O</td>
<td></td>
<td></td>
<td>Chip Select, Active Low</td>
</tr>
<tr>
<td>36</td>
<td>MOSI</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>SPI Master Output / Slave Input</td>
</tr>
<tr>
<td>37</td>
<td>MISO</td>
<td>I/O</td>
<td>8mA</td>
<td>4mA</td>
<td>SPI Master Input / Slave Output</td>
</tr>
<tr>
<td>38</td>
<td>MODE1</td>
<td>I</td>
<td></td>
<td></td>
<td>Mode Select 1</td>
</tr>
<tr>
<td>39</td>
<td>MODE0</td>
<td>I</td>
<td></td>
<td></td>
<td>Mode Select 0</td>
</tr>
<tr>
<td>40</td>
<td>DM</td>
<td>I/O</td>
<td></td>
<td></td>
<td>USB D-</td>
</tr>
<tr>
<td>41</td>
<td>DP</td>
<td>I/O</td>
<td></td>
<td></td>
<td>USB D+</td>
</tr>
<tr>
<td>42</td>
<td>VDD3</td>
<td>PWR</td>
<td></td>
<td></td>
<td>Digital Power Supply</td>
</tr>
<tr>
<td>43</td>
<td>VDD3</td>
<td>PWR</td>
<td></td>
<td></td>
<td>Digital Power Supply</td>
</tr>
<tr>
<td>44</td>
<td>VSSA</td>
<td>GND</td>
<td></td>
<td></td>
<td>Analog Ground</td>
</tr>
<tr>
<td>45</td>
<td>NC</td>
<td></td>
<td></td>
<td></td>
<td>No Connect</td>
</tr>
</tbody>
</table>
Pin Descriptions

No Connect (Pins 1, 2, and 45)
Unconnected pins.

VDDA1, VDDA2 (Pins 3 and 10)
Power supply to the analog section of the sensor. VDDA1 powers the array, row drivers, column receivers, A/D converter, and sample/hold amplifier. VDDA2 powers the multi-vibrator and bias circuits.

VSSA1, VSSA2 (Pins 4, 5, 9, and 44)
Ground for the analog section of the sensor. VSSA1 is the ground return for the array, row drivers, column receivers, A/D converter, and sample/hold amplifier. VSSA2 is the ground return for the multi-vibrator and bias circuits.

VDD1, VDD2, VDD3 (Pins 19, 28, and 42-43)
Power supply to the digital logic and I/O drivers. VDD2 powers the core digital logic, oscillators, phase-locked loops, and digital inputs. VDD1 and VDD3 supply power to the digital output circuits and USB transceivers.

VSS1, VSS2 (Pins 18, and 27)
Ground for the digital logic and I/O drivers. VSS2 is the ground connection for the core digital logic, oscillators, phase-locked loops, and digital inputs. VSS1 and VSS3 are the ground connections for the digital outputs and USB transceivers.

ISET (Pin 6)
Connect a 200k ohm resistor between ISET and analog ground VSSA1 to set the internal reference current. The discharge current is a scalar function of the internal reference current.

AIN (Pin 7)
Alternate analog input to the A/D converter. Set the AINSEL bit in register CTRLA to select AIN as the input to the A/D converter. Pull this pin to ground, preferably with a resistor.

FSET (Pin 8)
Connect a resistor between FSET and ground to set the internal multi-vibrator and automatic finger detection frequency. Use a 56k ohm resistor for standard 12 MHz (±20%) multi-vibrator operation and 120KHz (±20%) automatic finger detection sampling rate.

XTAL1 (Pin 30)
Input to the internal oscillator. To use the internal oscillator, connect a crystal circuit to this pin. If an external oscillator is used, connect its output to this pin.

XTAL2 (Pin 29)
Output from the internal oscillator. To use the internal oscillator, connect a crystal circuit to this pin. If an external oscillator is used, leave this pin unconnected.

D[7:0] (Pins 14-17, 20-23)
Bi-directional data bus. D[7:0] have weak latches that hold the bus's state when not being driven. These pins may be left unconnected in SPI or USB mode.
A0 (Pin 24)
Address input. Drive A0 low to select the address index register. Drive A0 high to select the data buffer. A0 has a weak latch that holds the pin state when not being driven. This pin may be left unconnected in SPI or USB mode.

RD (Pin 25)
Read enable, active low. To read from the chip, drive RD low while WR is high and the chip is selected. RD has an internal, weak pull-up resistor and may be left unconnected in SPI or USB mode.

WR (Pin 26)
Write enable, active low. To write to the chip, drive WR low while RD is high and the chip is selected. WR has an internal, weak pull-up resistor and may be left unconnected in SPI or USB mode.

CS0/SCS (Pin 35)
Chip select, active low. The CS0/SCS pin has a weak latch that holds the pin’s state when not being driven. CS0/SCS may be left unconnected in USB mode if not using an external serial ROM. The function of this pin depends on the MODE1 and MODE0 pins.

\[\text{MODE[1:0]} = \begin{cases} 
00b & \text{(Microprocessor Bus Interface Mode)} \\
01b & \text{(SPI Slave Mode)} \\
10b & \text{(USB Interface Mode, Using Internal ROM)} \\
11b & \text{(USB Interface Mode, Using External ROM)}
\end{cases}\]

CS1/SCLK (Pin 34)
Chip select, active high. The CS1/SCLK pin has a weak latch that holds the pin’s state when not being driven. CS1/SCLK may be left unconnected in USB mode if not using an external serial ROM. The function of this pin depends on the MODE1 and MODE0 pins.

\[\text{MODE[1:0]} = \begin{cases} 
00b & \text{(Microprocessor Bus Interface Mode)} \\
01b & \text{(SPI Slave Mode)} \\
10b & \text{(USB Interface Mode, Using Internal ROM)} \\
11b & \text{(USB Interface Mode, Using External ROM)}
\end{cases}\]

EXTINT (Pin 33)
External Interrupt input. This pin can be programmed to be edge or level sensitive, active-high or active-low. EXTINT has a weak pull-up and may be left unconnected in MCU, SPI, or USB mode.
INTR (Pin 31)
Interrupt output, active low. INTR is high impedance when it is not active and is driven low when an enabled interrupt event occurs. INTR can be enabled if the sensor is in MCU or SPI mode. In USB mode leave this pin unconnected.

WAIT (Pin 32)
Wait output, active low. WAIT is driven low when active and high-impedance when not active. WAIT goes low if the A/D converter is read while an A/D conversion is in progress. WAIT will remain low until the A/D conversion is completed.

MOSI (Pin 36)
SPI Master Output/Slave input. The MOSI pin has a weak latch that holds the pin’s state when not being driven. MOSI may be left unconnected in MCU mode or USB mode if not using an external serial ROM. The function of this pin depends on the MODE1 and MODE0 pins.

\[ \text{MODE}[1:0] = 00b \text{ (Microprocessor Bus Interface Mode)} \]
MOSI has no function.

\[ \text{MODE}[1:0] = 01b \text{ (SPI Slave Mode)} \]
MOSI functions as the slave serial input.

\[ \text{MODE}[1:0] = 10b \text{ (USB Interface Mode, Using Internal ROM)} \]
MOSI has no function.

\[ \text{MODE}[1:0] = 11b \text{ (USB Interface Mode, Using External ROM)} \]
MOSI functions as the master serial data output to the slave serial ROM data input. Unlike standard SPI, MOSI is actively driven high and low when transmitting data and is high impedance when idle. Connect a pull-up resistor between MOSI and VDD to pull MOSI high when idle.

MISO (Pin 37)
SPI Master Input/Slave Output. The MISO pin has a weak latch that holds the pin’s state when not being driven. MISO may be left unconnected in MCU mode or USB mode if not using an external serial ROM. The function of this pin depends on the MODE1 and MODE0 pins.

\[ \text{MODE}[1:0] = 00b \text{ (Microprocessor Bus Interface Mode)} \]
MISO has no function.

\[ \text{MODE}[1:0] = 01b \text{ (SPI Slave Mode)} \]
MISO functions as the slave serial data output. Unlike standard SPI, the MISO connection is actively driven high and low when transmitting data and is high impedance when idle. Connect a pull-up resistor between MISO and VDD to pull MISO high when idle.

\[ \text{MODE1/MODE0} = 10b \text{ (USB Interface Mode, Using Internal ROM)} \]
MISO has no function.

\[ \text{MODE1/MODE0} = 11b \text{ (USB Interface Mode, Using External ROM)} \]
MISO functions as the master serial data input from the slave serial ROM data output.

P0 (Pin 12)
Port Output 0. This output is controlled by bit 0 of the CTRLC register.

P1 (Pin 13)
Port Output 1. This output is controlled by bit 1 of the CTRLC register.
**DP (Pin 41)**
USB D+ data line. In USB mode, connect a 1.5k ohm resistor between DP and VDD3, which must be between 3.3V and 3.6V in this mode. Use a 43 ohm series resistor. In MCU or SPI mode, either pull-up this pin with a resistor or tie it to ground.

**DM (Pin 40)**
USB D- data line. Use 43 ohm series resistor. In MCU or SPI mode, either pull-up this pin with a resistor or tie it to ground.

**MODE[1:0] (Pins 38 and 39)**
Mode select pins. MODE[1:0] select one of four operating modes.

<table>
<thead>
<tr>
<th>MODE[1:0]</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00b</td>
<td>Microprocessor Bus Mode</td>
</tr>
<tr>
<td>01b</td>
<td>SPI Bus Mode</td>
</tr>
<tr>
<td>10b</td>
<td>USB Mode, Using Internal ROM</td>
</tr>
<tr>
<td>11b</td>
<td>USB Mode, Using External ROM</td>
</tr>
</tbody>
</table>

**TEST (Pin 11)**
Test Mode Enable. It is intended for factory use only. Connect this pin to VSS.

---

**Device Bus Operation**

**Microprocessor Bus Interface**
The microprocessor bus interface mode uses the following pins: D[7:0], A0, RD, WR, CS0, CS1, EXTINT, INTR, and WAIT. Either the internal multi-vibrator or the XTAL1/XTAL2 oscillator can be selected to provide the clock to the chip. The SPI and USB interfaces are disabled.

The fingerprint sensor chip uses an indexed addressing scheme to access its function registers. The chip has eight data lines (D[7:0]) and one address line (A0). The address line selects between the index register and the data register. Drive A0 low to select the index register. Drive A0 high to access the function register selected by the index register. The index register retains its value until it is rewritten or the chip is reset.

**Truth Table for the Microprocessor Bus Interface**

<table>
<thead>
<tr>
<th>CS0</th>
<th>CS1</th>
<th>A0</th>
<th>RD</th>
<th>WR</th>
<th>Mode</th>
<th>Data Lines</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>De-selected</td>
<td>High Impedance</td>
</tr>
<tr>
<td>X</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>De-selected</td>
<td>High Impedance</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>X</td>
<td>H</td>
<td>H</td>
<td>Standby</td>
<td>High Impedance</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>Read Index Register</td>
<td>Output</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>Write Index Register</td>
<td>Input</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>Read Data Register</td>
<td>Output</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>Write Data Register</td>
<td>Input</td>
</tr>
</tbody>
</table>
Serial Peripheral Bus Interface (SPI) Slave

SPI Bus Mode
SPI (Slave) bus mode uses the following pins: SCLK, SCS, MOSI, MISO, and EXTINT. Either the internal multivibrator or the XTAL1/XTAL2 oscillator can be selected to provide the clock to the chip. The microprocessor bus and USB interface are disabled.

SPI Slave Mode
In SPI Slave Mode, the sensor can operate in either SPI mode (0, 0) where CPOL = 0 and CPHA = 0 or SPI mode (1, 1) where CPOL = 1 and CPHA = 1. The SPI Master may clock in commands and clock out data up to 12 Mbits per second. The SPI Master can write and read the registers of the sensor even when the internal 12 MHz multivibrator or XTAL1/XTAL2 oscillator is halted.

• MOSI bits are sampled on the rising edge of SCK
• MISO bits change on the falling edge of SCK
• SCK can be idle in either a high or low state
• The most significant bits are shifted out first

Register Read Command in SPI Slave Mode
The Register Read command includes a command byte and address byte. The command sequence begins when the SPI Master drives SCS low and sends the Read Command byte (encoded as 0x03) on the MOSI pin. Following the command byte, the master sends the address byte, which is the index to the register to be read. After receiving the least significant bit (LSB) of the address byte, the SPI Slave sensor sends the contents of the selected register on the MISO pin. Finally, the master drives SCS high after it has sampled the LSB of the data byte. When reading the A/D converter, the Master may keep SCS low to read consecutive pixels up to the end of the current row. A new Register Read command must be issued to read the next row. The SPI Master must drive SCS high before beginning another command.

Register Write Command for SPI Slave Mode
The Register Write command includes a command byte and address byte followed by the data to be written. The command sequence begins when the SPI Master drives SCS low and sends the Write Command byte (encoded as 0x02) on the MOSI pin. Then the master sends the address byte, which is the index to the register to be written. Finally, the master sends the data byte and thereafter drives SCS high.

USB Interface Mode, Using Internal ROM
This USB mode uses the following pins: DP, DM, EXTINT, XTAL1, and XTAL2. XTAL1 must be driven from a 12 MHz source or XTAL1 and XTAL2 must be connected to a 12 MHz crystal circuit. The internal 12 MHz multivibrator, the microprocessor bus, and SPI interface are disabled. The internal USB descriptor ROM will be accessed in response to a USB GET_DESCRIPTOR command.

The sensor’s USB interface uses three endpoints:

Endpoint 0
Endpoint 0 is a control endpoint used for device enumeration and configuration. The sensor function registers are written and read using control transfers of vendor specific commands to endpoint 0.

Endpoint 1
Endpoint 1 is a bulk-in endpoint specifically for reading the CTRLA register, which is the output buffer of the A/D converter. Data is transmitted in 64-byte packets except for the last packet of a GETROW operation which may be 64-bytes or less, depending on the row length.

Endpoint 2
Endpoint 2 is an interrupt endpoint. In the event of an interrupt, the contents of the ISR (Interrupt Status Register) are transferred to endpoint 2.

USB Interface Mode, Using External ROM
This USB mode uses the following pins: DP, DM, SCLK, SCS, MOSI, MISO, EXTINT, XTAL1, and XTAL2. XTAL1 must be driven from a 12 MHz source or a 12 MHz crystal circuit must be connected to XTAL1 and XTAL2. The internal 12 MHz multivibrator and the microprocessor bus are disabled.

The SPI interface is enabled as an SPI Master. The external SPI serial ROM will be accessed in response to a USB GET_DESCRIPTOR command. The internal USB descriptor ROM is disabled. This mode allows an external serial ROM to override the internal descriptor ROM.

Note: When the MBF300 is directly connected to USB in either of the modes above, the VDD and VDDA pins must be powered between 3.3V and 3.6V so that the MBF300 DP and DM pins do not drive the USB beyond 3.6V.
**SPI Master Mode**

In SPI Master Mode the sensor operates in SPI mode (1,1) where CPOL = 1, and CPHA = 1. SCK is limited to 1 MHz.
- MOSI bits change on the falling edge of SCK
- MISO bits are sampled on the rising edge of SCK
- SCK is idle in the high state
- The most significant bits are shifted out first

### Function Register Descriptions

The function registers are accessed by indexed addressing. Write the index register to select a function register. Read or write the data register to access the contents of the function register. All registers can be read and written except as noted in the following descriptions.

#### Function Register Map

<table>
<thead>
<tr>
<th>Index</th>
<th>Name</th>
<th>Description</th>
<th>Read/Write Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00</td>
<td>RAH</td>
<td>Row Address, High</td>
<td>R/W</td>
</tr>
<tr>
<td>0x01</td>
<td>RAL</td>
<td>Row Address, Low</td>
<td>R/W</td>
</tr>
<tr>
<td>0x02</td>
<td>CAL</td>
<td>Column Address, Low</td>
<td>R/W</td>
</tr>
<tr>
<td>0x03</td>
<td>REL</td>
<td>Row Address End, High</td>
<td>R/W</td>
</tr>
<tr>
<td>0x04</td>
<td>REL</td>
<td>Row Address End, Low</td>
<td>R/W</td>
</tr>
<tr>
<td>0x05</td>
<td>CEL</td>
<td>Column Address End, Low</td>
<td>R/W</td>
</tr>
<tr>
<td>0x06</td>
<td>DTR</td>
<td>Discharge Time Register</td>
<td>R/W</td>
</tr>
<tr>
<td>0x07</td>
<td>DCR</td>
<td>Discharge Current Register</td>
<td>R/W</td>
</tr>
<tr>
<td>0x08</td>
<td>CTRLA</td>
<td>Control Register A</td>
<td>R/W</td>
</tr>
<tr>
<td>0x09</td>
<td>CTRLB</td>
<td>Control Register B</td>
<td>R/W</td>
</tr>
<tr>
<td>0x0A</td>
<td>CTRLC</td>
<td>Control Register C</td>
<td>R/W</td>
</tr>
<tr>
<td>0x0B</td>
<td>SRA</td>
<td>Status Register A</td>
<td>R</td>
</tr>
<tr>
<td>0x0C</td>
<td>PGC</td>
<td>Programmable Gain Control Register</td>
<td>R/W</td>
</tr>
<tr>
<td>0x0D</td>
<td>ICR</td>
<td>Interrupt Control Register</td>
<td>R/W</td>
</tr>
<tr>
<td>0x0E</td>
<td>ISR</td>
<td>Interrupt Status Register</td>
<td>R/W</td>
</tr>
<tr>
<td>0x10</td>
<td>CIDH</td>
<td>Chip Identification, High</td>
<td>R</td>
</tr>
<tr>
<td>0x11</td>
<td>CIDL</td>
<td>Chip Identification, Low</td>
<td>R</td>
</tr>
<tr>
<td>0x12</td>
<td>TST</td>
<td>Test Mode Register</td>
<td>R/W</td>
</tr>
</tbody>
</table>

Note: In the following descriptions, “sub-image” means a rectangular region of the sensor array, up to and including the entire array.

**RAH 0x00**

Row Address Register High.
Reset State: 0x00

This register holds the high order bit of the address of the first row of a sub-image.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7-1]</td>
<td>-</td>
<td>Reserved. Write 0 to these bits.</td>
</tr>
<tr>
<td>0</td>
<td>RA[8]</td>
<td>Most Significant Bit of Row Address Register</td>
</tr>
</tbody>
</table>
**Solid State Fingerprint Sweep Sensor™**

**RAL 0x01**  
Row Address Register Low.  
Reset State: 0x00

This register holds the low order byte of the address of the first row of a sub-image.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>RA[7:0]</td>
<td>Low eight bits of Row Address Register</td>
</tr>
</tbody>
</table>

**CAL 0x02**  
Column Address Register.  
Reset State: 0x00

This register holds the address of the first column of a sub-image.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>CA[7:0]</td>
<td>Column Address Register</td>
</tr>
</tbody>
</table>

**REH 0x03**  
Row Address End Register High.  
Reset State: 0x00

This register holds the most significant bit of the address of the last row of a sub-image.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:1]</td>
<td></td>
<td>Reserved. Write 0 to these bits.</td>
</tr>
<tr>
<td>0</td>
<td>REND[8]</td>
<td>Most Significant Bit of Row Address Register</td>
</tr>
</tbody>
</table>

**REL 0x04**  
Row Address End Register Low.  
Reset State: 0x00

This register holds the least significant byte of the address of the last row of a sub-image.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>REND[7:0]</td>
<td>Low eight bits of Row Address Register</td>
</tr>
</tbody>
</table>

**CEL 0x05**  
Column Address End Register.  
Reset State: 0x00

This register holds the address of the last column of a sub-image.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>CEND[7:0]</td>
<td>Column Address Register</td>
</tr>
</tbody>
</table>
DTR 0x06
Discharge Time Register
Reset State: 0x00

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7]</td>
<td>-</td>
<td>Reserved. Write 0 to these bits.</td>
</tr>
<tr>
<td>[6:0]</td>
<td>DT[6:0]</td>
<td>Sets the discharge time in oscillator clock periods.</td>
</tr>
</tbody>
</table>

DCR 0x07
Discharge Current Register
Reset State: 0x00

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:5]</td>
<td>-</td>
<td>Reserved. Write 0 to these bits.</td>
</tr>
<tr>
<td>[4:0]</td>
<td>DC[4:0]</td>
<td>Sets the discharge current rate.</td>
</tr>
</tbody>
</table>

CTRLA 0x08
Control Register A.
Reset State: 0x00

Write this register to initiate image conversion. Read this register to read the A/D converter.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved. Write 0 to this bit.</td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td>Reserved. Write 0 to this bit.</td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td>Reserved. Write 0 to this bit.</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>Reserved. Write 0 to this bit.</td>
</tr>
<tr>
<td>3</td>
<td>AINSEL</td>
<td>0=Select Array for Conversion</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=Select External Analog Input Pin and Start Conversion</td>
</tr>
<tr>
<td>2</td>
<td>GETSUB</td>
<td>Initiates Auto-increment for sub-image</td>
</tr>
<tr>
<td>1</td>
<td>GETIMG</td>
<td>Initiates Auto-increment for whole image</td>
</tr>
<tr>
<td>0</td>
<td>GETROW</td>
<td>Initiates Auto-increment for selected row</td>
</tr>
</tbody>
</table>

The GETSUB, GETIMG, and GETROW bits select an image access mode and initiate an A/D conversion sequence. The AINSEL bit selects the input source to the A/D converter.

Set the GETSUB bit to initiate the capture of a rectangular sub-image defined by the RAH, RAL, CAL, REH, REL, and CEL registers. In CPU or SPI mode, the sub-image can be an arbitrary rectangle ranging from a single pixel to the entire array. In USB mode, the number of columns in the sub-image must be an integral multiple of 64.

Set the GETIMG bit to initiate the capture of a whole image starting from row zero and column zero through row 299 and column 255, regardless of the RAH, RAL, CAL, REH, REL, and CEL registers.

Set the GETROW bit to initiate the capture of a row specified by the RAH and RAL registers.

Writing a 1 to any of GETSUB, GETIMG, or GETROW abandons the current image access operation and restarts at the beginning of the sub-image, image, or row. Set at most one of these three bits. If more than one of these three bits are set, image conversion will not start.
Setting the \texttt{GET ROW} bit causes the following events to happen:

- Row address loaded with contents of RAH and RAL register.
- Column address resets to zero
- Row capture automatically starts
- Analog to digital conversion of first pixel automatically starts

Setting the \texttt{GET IMG} bit causes the following events to happen:

- Row address resets to zero
- Column address resets to zero
- Row capture automatically starts
- Analog to digital conversion of first pixel automatically starts

Setting the \texttt{GET SUB} bit causes the following events to happen:

- Row address loaded with contents of RAH and RAL register
- Column address loaded with contents of CAL
- Row capture automatically starts
- Analog to digital conversion of first pixel automatically starts

Set the \texttt{AINSEL} bit along with one of the other three bits to begin the analog to digital conversion of the voltage on the AIN pin instead of the sensor array.

Writing 0 to the \texttt{CTRLA} register has no effect other than clearing AINSEL; the current image access operation is not abandoned.

Read \texttt{CTRLA} for the result of the A/D conversion. The rising edge of RD causes the next A/D conversion to start.

<table>
<thead>
<tr>
<th>Parameter Description</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rising Edge of WR to First Data Valid</td>
<td>$28 + DT[6:0]$</td>
<td>Clock Cycles</td>
</tr>
<tr>
<td>Rising Edge of RD to Next Data Valid</td>
<td>6</td>
<td>Clock Cycles</td>
</tr>
</tbody>
</table>

Note: DT[6:0] refers to the contents of the Discharge Time Register.
**CRTLB 0x09**
Control Register B.
CRTLB [4:0] = 0, Chip is disabled, oscillator is stopped.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:6]</td>
<td>MODE[1:0]</td>
<td>Reflects the state of the MODE[1:0] pins. These bits are read-only. Writing to these bits has no effect. Write 0 to these bits.</td>
</tr>
<tr>
<td>5</td>
<td>RDY</td>
<td>This is a read-only bit that indicates the status of the A/D Converter. 0 = A/D Conversion is in progress. 1 = A/D Converter is idle. Writing this bit has no effect. Write 0 to this bit.</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>Reserved. Write 0 to this bit.</td>
</tr>
<tr>
<td>3</td>
<td>-</td>
<td>Reserved, this bit has no effect.</td>
</tr>
<tr>
<td>2</td>
<td>AUTOINCEN</td>
<td>0 = Column and row addresses do not automatically increment after the A/D converter is read. 1 = Column addresses increment and another A/D conversion is initiated after the A/D converter is read. The row address increments at the end of each column.</td>
</tr>
<tr>
<td>1</td>
<td>XTALSEL</td>
<td>In USB mode this bit has no function. In CPU and SPI mode this bit selects the clock source for the digital logic. 0 = Selects the internal 12 MHz multi-vibrator. 1 = Selects the XTAL1 pin.</td>
</tr>
<tr>
<td>0</td>
<td>ENABLE</td>
<td>0 = Place the sensor array, digital, and analog block into low-power state (12 MHz clock is halted, A/D Converter is shut down). 1 = Enable the sensor array, digital, and analog blocks (12 MHz clock and A/D Converter are enabled).</td>
</tr>
</tbody>
</table>
CTRLC 0x0A
Control Register C. This register controls the behavior of general output port pins P0 and P1.
Reset State: 0x00

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:5]</td>
<td>PT1[2:0]</td>
<td>Programs the toggle rate of the P1 pin. If PT1[2:0] = 000, then the P1 pin follows the state of the P1 bit. Otherwise PT1[2:0] selects the clock divisor to generate a square wave on the P1 pin.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>000 = P1 pin follows state of bit P1. 001 = clock divided by 2^24. 010 = clock divided by 2^23. 011 = clock divided by 2^22. 100 = clock divided by 2^21. 101 = Reserved. 110 = Reserved. 111 = Reserved.</td>
</tr>
</tbody>
</table>

| [4:2]      | PT0[2:0] | Programs the toggle rate of the P0 pin. If PT0[2:0] = 000, then the P0 pin follows the state of the P0 bit. Otherwise PT0[2:0] selects the clock divisor to generate a square wave on the P0 pin. |
|            |          | 000 = P0 pin follows state of bit P0. 001 = clock divided by 2^24. 010 = clock divided by 2^23. 011 = clock divided by 2^22. 100 = clock divided by 2^21. 101 = Reserved. 110 = Reserved. 111 = Reserved. |

1 P1 General Purpose Output Port. When PT1[2:0] bits are 000, this bit controls the P1 pin. 0 = P1 pin low. 1 = P1 pin high.

0 P0 General Purpose Output Port. When PT0[2:0] bits are 000, this bit controls the P0 pin. 0 = P0 pin low. 1 = P0 pin high.

SRA 0x0B
Status Register A. Read Only. This register shadows the state of CTRLA.
Reset State: 0x00

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>-</td>
<td>Reserved. Returns 0.</td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td>Reserved. Returns 0.</td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td>Reserved. Returns 0.</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>Reserved. Returns 0.</td>
</tr>
<tr>
<td>3</td>
<td>AINSEL</td>
<td>This bit is set or cleared when the AINSEL bit (CTRLA bit 3) is set or cleared by software.</td>
</tr>
<tr>
<td>2</td>
<td>GETSUB</td>
<td>This bit is set when the GETSUB bit (CTRLA bit 2) is set by software. This bit is cleared after the last byte is read.</td>
</tr>
<tr>
<td>1</td>
<td>GETIMG</td>
<td>This bit is set when the GETIMG bit (CTRLA bit 1) is set by software. This bit is cleared after the last byte is read.</td>
</tr>
<tr>
<td>0</td>
<td>GETROW</td>
<td>This bit is set when the GETROW bit (CTRLA bit 0) is set by software. This bit is cleared after the last byte is read.</td>
</tr>
</tbody>
</table>
PGC 0x0C
Programmable Gain Control Register.
Reset State: 0x00

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:4]</td>
<td>-</td>
<td>Reserved. Write 0 to these bits. Returns 0 when read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0000 = 1.0 (default)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0001 = 0.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0010 = 0.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0011 = 0.75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0100 = 1.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0101 = 1.25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0110 = 1.50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0111 = 1.75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1000 = 4.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1001 = 1.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1010 = 2.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1011 = 3.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1100 = 4.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1101 = 5.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1110 = 6.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1111 = 7.0</td>
</tr>
</tbody>
</table>

ICR 0x0D
Interrupt Control Register.
Reset State: 0x00.

This register controls the behavior of the two interrupt sources of the fingerprint sensor. Interrupt request 0 corresponds to the finger detect interrupt. Interrupt request 1 corresponds to the external interrupt pin EXTINT.

Set bits IE[1:0] to enable the corresponding interrupt. Disabling an interrupt prevents the interrupt event from causing the chip to assert INTR or to send a packet on USB endpoint 2. However, the interrupt event is not prevented from setting its corresponding bit in the ISR register.

Set bits IM[1:0] to prevent an interrupt event from setting the corresponding bit in the ISR. Setting or clearing IM[1:0] will not clear ISR bits IR[1:0].

Set bits IT[1:0] to program the interrupts as edge or level sensitive. If IT1 is programmed as edge triggered, then IR1 (interrupt request 1) will be set by the falling edge of EXTINT.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>IP1</td>
<td>0=EXTINT Interrupt Polarity is Falling Edge or Active Low</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=EXTINT Interrupt Polarity is Rising Edge or Active High</td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td>This bit is reserved.</td>
</tr>
<tr>
<td>5</td>
<td>IT1</td>
<td>0=EXTINT Interrupt is Edge Triggered</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=EXTINT Interrupt is Level Triggered</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>This bit is reserved.</td>
</tr>
<tr>
<td>3</td>
<td>IM1</td>
<td>0=EXTINT Interrupt Not Masked</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=EXTINT Interrupt Masked</td>
</tr>
<tr>
<td>2</td>
<td>-</td>
<td>This bit is reserved.</td>
</tr>
<tr>
<td>1</td>
<td>IE1</td>
<td>0=EXTINT Interrupt Disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1=EXTINT Interrupt Enabled</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>This bit is reserved.</td>
</tr>
</tbody>
</table>
### ISR 0x0E
Interrupt Status Register.
Reset State ISR[7:2] = 0.
\[\text{ISR}[1:0] = \text{X} \text{. State is indeterminate after reset.}\]
Read this register to determine source(s) of interrupt(s).
Write a 1 to IR[1:0] to acknowledge and clear the corresponding interrupt bit.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:4]</td>
<td>-</td>
<td>Reserved. Write 0 to these bits. Returns 0 when read.</td>
</tr>
<tr>
<td>3</td>
<td>IS1</td>
<td>Reflects the state of the EXTINT Pin. Write 0 to this bit.</td>
</tr>
<tr>
<td>2</td>
<td>-</td>
<td>Reserved. Write 0 to this bit.</td>
</tr>
<tr>
<td>1</td>
<td>IR1</td>
<td>EXTINT Interrupt Request Pending.</td>
</tr>
<tr>
<td>0</td>
<td>-</td>
<td>Reserved, returns 0 when read.</td>
</tr>
</tbody>
</table>

### CIDH 0x10
Chip Identification Register High. This register holds the high order byte of the chip identification word.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>CIDH[7:0]</td>
<td>Returns 0x20 when read.</td>
</tr>
</tbody>
</table>

### CIDL 0x11
Chip Identification Register Low. This register holds the low order byte of the chip identification word.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>CIDL[7:0]</td>
<td>The return value depends on the Revision of the chip.</td>
</tr>
</tbody>
</table>

### TST 0x12
Test Mode Register. Reserved for factory use only.
Reset State 0x00.

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7:0]</td>
<td>TST[7:0]</td>
<td>Reserved. Write only 0 to these bits.</td>
</tr>
</tbody>
</table>
**Sensor Initialization**

The sensor should be enabled and its image parameters adjusted before beginning a GETIMG, GETROW, or GETSUB operation.

- **Enable ADC**
- Write CTRLB with bits 2 and 0 set.
- Wait 30 µS.
- Sensor Enabled.

- **Adjust Parameters**
  - Write DTR.
  - Write DCR.
  - Write PGC.
  - Parameters Adjusted.

- **Image Retrieval**

**Microprocessor Interface**

**Get Row**

First load the RAH and RAL registers with the address of the row to be fetched. Then write the CTRLA register to initiate a GETROW operation. Finally, read the CTRLA register 256 times to retrieve the row data.

- **Setup Row Address (MCU Mode)**
  - Write RAH.
  - Write RAL.
  - Row Selected.

  - Write CTRLA with 0x01.
  - Wait Row Capture Time.
  - Read CTRLA.
  - Wait A/D Conversion Time.

  - Last Cell of Row was Read?
    - No
      - GetRow (MCU Mode)
      - Write CTRLA with 0x01.
      - Wait Row Capture Time.
      - Read CTRLA.
      - Wait A/D Conversion Time.

    - Yes
      - Row Captured.
Get Whole Image
No row or column registers need to be loaded prior to starting a GET IMG operation. The sensor will automatically begin A/D conversion at row zero, column zero.

Image Capture (MCU Mode)

Write CTRLA with 0x02.

Wait Row Capture Time.

Read CTRLA.

Wait A/D Conversion Time.

Yes

Last Cell of Row was Read?

No

Last Cell of Image was Read?

Yes

Last Cell of Image was Read?

No

Image Captured.
Get Sub-Image
First, load the RAH, RAL, and CAL registers with the starting row and column address of the sensor sub-region. Then load registers REH, REL, and CEL with the ending row and column address of the sensor sub-region. Write the CTRLA register to initiate a GETSUB operation. Finally, read CTRLA register until the sub-image has been retrieved. The RAH, RAL, CAL, REH, REL, and CEL registers do not have to be loaded before each GETIMG operation unless a different sensor sub-region is to be captured.

Setup Sub Region (MCU Mode)
- Write RAH.
- Write RAL.
- Write CAL.
- Write REH.
- Write REL.
- Write CEL.
  Sub Region Selected.

Get Sub Image (MCU Mode)
- Write CTRLA with 0x04.
- Wait Row Capture Time.
- Read CTRLA.
  Last Cell of Row was Read?
    Yes
    Image Captured.
    No
  Last Cell of Image was Read?
    Yes
    Image Captured.
    No
Serial Peripheral Interface

The “Get Image,” “Get Sub-Image,” and “Get Row” operations are initiated by writing the same registers as described in the microprocessor interface, except that the commands are written to the MOSI pin and the data is read back on the MISO pin. However, in SPI mode, an image or sub-image cannot be retrieved by issuing a single Register Read Command and shifting in the entire image; a separate Register Read Command must be issued prior to reading each row.

**Get Image**

1. **Image Capture (SPI Mode)**
   - Drive SCS- Low.
   - Send Write Opcode.
   - Send CTRLA Address.
   - Send Data 0x02.
   - Drive SCS- High.

2. **Wait Row Capture Time.**

3. **Drive SCS- Low.**

4. **Send Read Opcode.**
   - Send CTRLA Address.

5. **Read Data.**

6. **Converted Last Cell of Row?**
   - No
   - Yes:
     - Drive SCS- High.
     - Converted Last Cell of Image?
       - Yes:
         - Image Captured.
       - No:
         - No
USB Interface
The "Get Image," "Get Sub-Image," and "Get Row" operations are initiated by writing the same registers as described in the microprocessor interface, except that the registers are written and read on endpoint 0 and the image data is read from endpoint 1.

Get Image

1. **Image Capture (USB Mode)**
2. **At Endpoint 0,** Write CTRLA with 0x02.
3. **From Endpoint 1,** Read 64-byte packet.
4. **Final packet of Image was Read?**
   - **No**
   - **Yes**, Image Captured.

Preliminary
# Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Rating</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>Power Supply Voltage</td>
<td>+7.0</td>
<td>V</td>
</tr>
<tr>
<td>VIN, VOUT</td>
<td>Voltage on Any Pin Relative to VSS</td>
<td>-0.5 to +7.0</td>
<td>V</td>
</tr>
<tr>
<td>IOUT</td>
<td>Output Current per I/O</td>
<td>8.0</td>
<td>mA</td>
</tr>
<tr>
<td>TSTG</td>
<td>Storage Temperature</td>
<td>-65 to +150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

## Operating Range

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>Supply Voltage</td>
<td>2.8</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>TA</td>
<td>Ambient Temperature</td>
<td>0</td>
<td>60</td>
<td>°C</td>
</tr>
</tbody>
</table>

USB Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>Supply Voltage</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
</tr>
</tbody>
</table>

## DC Characteristics

### (VDD= 5.0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input LOW Voltage</td>
<td>VDD = 4.5V</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>VIH</td>
<td>Input HIGH Voltage</td>
<td>-</td>
<td>2.0</td>
<td>VDD</td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>Output LOW Voltage</td>
<td>VDD = MIN, IOL = 8 mA</td>
<td>-</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>VOH</td>
<td>Output HIGH Voltage</td>
<td>VDD = MIN, IOH = 4 mA</td>
<td>2.4</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>IIL</td>
<td>Input Leakage Current</td>
<td>VDD = MAX, VIN = VSS to VDD</td>
<td>-5.0</td>
<td>5.0</td>
<td>µA</td>
</tr>
<tr>
<td>ILO</td>
<td>Output Leakage Current</td>
<td>VDD = MAX, VOUT = VSS to VDD, CE0- = VIH or CE1 = VIL</td>
<td>-5.0</td>
<td>5.0</td>
<td>µA</td>
</tr>
</tbody>
</table>

### (VDD= 3.3V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input LOW Voltage</td>
<td>VDD = 3.0V</td>
<td>-0.5</td>
<td>0.6</td>
<td>V</td>
</tr>
<tr>
<td>VIH</td>
<td>Input HIGH Voltage</td>
<td>-</td>
<td>2.0</td>
<td>VDD</td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>Output LOW Voltage</td>
<td>VDD = 3.6V, IOL = 4 mA</td>
<td>-</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>VOH</td>
<td>Output HIGH Voltage</td>
<td>VDD = 3.6V, IOH = 2 mA</td>
<td>2.4</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>IIL</td>
<td>Input Leakage Current</td>
<td>VDD = 3.6V VIN = VSS to VDD</td>
<td>-5.0</td>
<td>5.0</td>
<td>µA</td>
</tr>
<tr>
<td>ILO</td>
<td>Output Leakage Current</td>
<td>VDD = 3.6V, VOUT = VSS to VDD, CE0- = VIH or CE1 = VIL</td>
<td>-5.0</td>
<td>5.0</td>
<td>µA</td>
</tr>
</tbody>
</table>
### Power Supply Consumption

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Test Conditions</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>(Microprocessor Mode, VDD=5.0V, fOSC = 20MHz)</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td>Digital Current, Dynamic</td>
<td>TBD</td>
<td>TBD</td>
<td>5</td>
<td>mA</td>
</tr>
<tr>
<td>IDDSB</td>
<td>Digital Current, Standby</td>
<td>TBD</td>
<td>TBD</td>
<td>1</td>
<td>mA</td>
</tr>
<tr>
<td>IDDPDF</td>
<td>Digital Current, Power Down with Auto Finger Detection Enabled</td>
<td>TBD</td>
<td>TBD</td>
<td>10</td>
<td>µA</td>
</tr>
<tr>
<td>IDDPD</td>
<td>Digital Current, Power Down</td>
<td>TBD</td>
<td>TBD</td>
<td>10</td>
<td>µA</td>
</tr>
<tr>
<td>IDDA</td>
<td>Analog Current, Dynamic</td>
<td>TBD</td>
<td>TBD</td>
<td>20</td>
<td>mA</td>
</tr>
<tr>
<td>IDDASB</td>
<td>Analog Current, Standby</td>
<td>TBD</td>
<td>TBD</td>
<td>12</td>
<td>mA</td>
</tr>
<tr>
<td>IDDAPDF</td>
<td>Analog Current, Power Down with Auto Finger Detection Enabled</td>
<td>TBD</td>
<td>TBD</td>
<td>200</td>
<td>µA</td>
</tr>
<tr>
<td>IDDAPD</td>
<td>Analog Current, Power Down</td>
<td>TBD</td>
<td>TBD</td>
<td>10</td>
<td>µA</td>
</tr>
</tbody>
</table>

| **(SPI Slave Mode, VDD=5.0V)** |
| IDD      | Digital Current, Dynamic                                | TBD             | TBD | 5   | mA    |
| IDDSB    | Digital Current, Standby                                | TBD             | TBD | 1   | mA    |
| IDDPDF   | Digital Current, Power Down with Auto Finger Detection Enabled | TBD             | TBD | 10  | µA    |
| IDDPD    | Digital Current, Power Down                             | TBD             | TBD | 10  | µA    |
| IDDA     | Analog Current, Dynamic                                 | TBD             | TBD | 20  | mA    |
| IDDASB   | Analog Current, Standby                                 | TBD             | TBD | 12  | mA    |
| IDDAPDF  | Analog Current, Power Down with Auto Finger Detection Enabled | TBD             | TBD | 200 | µA    |
| IDDAPD   | Analog Current, Power Down                              | TBD             | TBD | 10  | µA    |

| **(Microprocessor Mode, VDD=3.3V)** |
| IDD      | Digital Current, Dynamic                                | TBD             | TBD | 5   | mA    |
| IDDSB    | Digital Current, Standby                                | TBD             | TBD | 1   | mA    |
| IDDPDF   | Digital Current, Power Down with Auto Finger Detection Enabled | TBD             | TBD | 10  | µA    |
| IDDPD    | Digital Current, Power Down                             | TBD             | TBD | 10  | µA    |
| IDDA     | Analog Current, Dynamic                                 | TBD             | TBD | 15  | mA    |
| IDDASB   | Analog Current, Standby                                 | TBD             | TBD | 8   | mA    |
| IDDAPDF  | Analog Current, Power Down with Auto Finger Detection Enabled | TBD             | TBD | 200 | µA    |
| IDDAPD   | Analog Current, Power Down                              | TBD             | TBD | 10  | µA    |

| **(SPI Slave Mode, VDD=3.3V)** |
| IDD      | Digital Current, Dynamic                                | TBD             | TBD | 5   | mA    |
| IDDSB    | Digital Current, Standby                                | TBD             | TBD | 1   | mA    |
| IDDPDF   | Digital Current, Power Down with Auto Finger Detection Enabled | TBD             | TBD | 10  | µA    |
| IDDPD    | Digital Current, Power Down                             | TBD             | TBD | 10  | µA    |
| IDDA     | Analog Current, Dynamic                                 | TBD             | TBD | 15  | mA    |
| IDDASB   | Analog Current, Standby                                 | TBD             | TBD | 8   | mA    |
| IDDAPDF  | Analog Current, Power Down with Auto Finger Detection Enabled | TBD             | TBD | 200 | µA    |
| IDDAPD   | Analog Current, Power Down                              | TBD             | TBD | 10  | µA    |
### Power Supply Consumption (continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Test Conditions</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDD</td>
<td>Digital Current, Dynamic</td>
<td>TBD</td>
<td>5</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IDDSB</td>
<td>Digital Current, Standby</td>
<td>TBD</td>
<td>1</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IDDPF</td>
<td>Digital Current, Power Down with Auto Finger Detection Enabled</td>
<td>TBD</td>
<td>10</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>IDDPO</td>
<td>Digital Current, Power Down</td>
<td>TBD</td>
<td>10</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>IDDSPF</td>
<td>Digital Current, USB Suspend with Auto Finger Detection Enabled</td>
<td>TBD</td>
<td>10</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>IDSP</td>
<td>Digital Current, USB Suspend</td>
<td>TBD</td>
<td>10</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>IDDA</td>
<td>Analog Current, Dynamic</td>
<td>TBD</td>
<td>30</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IDASB</td>
<td>Analog Current, Standby</td>
<td>TBD</td>
<td>20</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IDDAPF</td>
<td>Analog Current, Power Down with Auto Finger Detection Enabled</td>
<td>TBD</td>
<td>200</td>
<td>μA</td>
<td></td>
</tr>
<tr>
<td>IDDAPD</td>
<td>Analog Current, Power Down</td>
<td>TBD</td>
<td>10</td>
<td>μA</td>
<td></td>
</tr>
</tbody>
</table>

### AC Characteristics

**Microprocessor Bus Mode**

#### Read Cycle

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tACC</td>
<td>Address to Output Delay</td>
<td>5</td>
<td>35</td>
<td>ns</td>
</tr>
<tr>
<td>tCE</td>
<td>Chip Select to Output Delay</td>
<td>5</td>
<td>35</td>
<td>ns</td>
</tr>
<tr>
<td>tOE</td>
<td>Read Enable to Output Delay</td>
<td>5</td>
<td>35</td>
<td>ns</td>
</tr>
<tr>
<td>tOH</td>
<td>Output Hold Time from Address, , CS0, CS1, or RD, which ever occurs first</td>
<td>5</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tDF</td>
<td>RD high to Output High Z</td>
<td>-</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>tDF</td>
<td>CS0 high or CS1 low to Output High Z</td>
<td>-</td>
<td>10</td>
<td>ns</td>
</tr>
</tbody>
</table>

#### Write Cycle

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAS</td>
<td>Address Setup to WR low</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tCS</td>
<td>CS0 Setup to WR low</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tCS</td>
<td>CS1 Setup to WR low</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tAH</td>
<td>Address Hold Time from WR high</td>
<td>5</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tCH</td>
<td>CS0 Hold Time from WR high</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tCH</td>
<td>CS1 Hold Time from WR high</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tWP</td>
<td>WR Pulse Width Low</td>
<td>10</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tWPH</td>
<td>WR Pulse Width High</td>
<td>10</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tDS</td>
<td>Data Setup Time to WR low</td>
<td>8</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>tDH</td>
<td>Data Hold Time to WR high</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
</tbody>
</table>
## SPI Slave Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{SCK}$</td>
<td>SCLK Clock Frequency</td>
<td>-</td>
<td>12</td>
<td>MHz</td>
</tr>
<tr>
<td>$t_{CSS}$</td>
<td>SCS Setup Time</td>
<td>40</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CSH}$</td>
<td>SCS Hold Time</td>
<td>40</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WL}$</td>
<td>SCLK Low</td>
<td>40</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WH}$</td>
<td>SCLK High</td>
<td>40</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CS}$</td>
<td>SCS High Time</td>
<td>40</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SU}$</td>
<td>Data-In Setup Time</td>
<td>20</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{IH}$</td>
<td>Data-In Hold Time</td>
<td>20</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{V}$</td>
<td>Data-Out Valid Time</td>
<td>20</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{HD}$</td>
<td>Data-Out Hold Time</td>
<td>0</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{DIS}$</td>
<td>Data-Out Disable Time</td>
<td>-</td>
<td>100</td>
<td>ns</td>
</tr>
</tbody>
</table>

## SPI Master

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$f_{SCKM}$</td>
<td>SCLK Clock Frequency</td>
<td>-</td>
<td>2</td>
<td>MHz</td>
</tr>
<tr>
<td>$t_{CSSM}$</td>
<td>SCS Setup Time</td>
<td>250</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CSHM}$</td>
<td>SCS Hold Time</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WL}$</td>
<td>SCLK Low</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{WH}$</td>
<td>SCLK High</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{CS}$</td>
<td>SCS High Time</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SUM}$</td>
<td>Data-In Setup Time</td>
<td>-</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{IM}$</td>
<td>Data-In Hold Time</td>
<td>-</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{V}$</td>
<td>Data-Out Valid Time</td>
<td>-</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{HD}$</td>
<td>Data-Out Hold Time</td>
<td>-</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{DIS}$</td>
<td>Data-Out Disable Time</td>
<td>-</td>
<td>300</td>
<td>ns</td>
</tr>
</tbody>
</table>
Timing Diagrams

Figure 1. Microprocessor Mode Read Cycle
Figure 2. Microprocessor Mode Write Cycle

Figure 3. SPI Slave Mode Timing
Figure 4. SPI Slave Mode Read Operation

Figure 5. SPI Slave Mode Write Operation

Figure 6. SPI Master Timing
Figure 7. SPI Master Read Operation
### Physical Dimensions

*(all units in mm)*

<table>
<thead>
<tr>
<th>PIN #2</th>
<th>13.416</th>
<th>12.80</th>
<th>3.95</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIN #3</td>
<td>13.80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIN #45</td>
<td>12.80</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.32 TYP.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.05 TYP.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CONTACT PADS DIMENSION</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.116</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.20</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.07</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOM PAD PITCH</td>
<td>3.336</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.30</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.08</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.05 TYP.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.32 TYP.</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.06</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.05</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.40</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0.30 NOM PAD PITCH</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>30.00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

Fujitsu Microelectronics America, Inc.
Array Orientation

(0, 0) (255, 0)
(0, 31) (255, 31)
Appendix A

Recommended Power and Ground Connections

The following describes the recommended method for reducing image noise to get the best image from the sensor.

VDDA1 (Pin 1) and VDDA2 (Pin 7) are the analog power supply pins. VSSA1 (Pin 2) and VSSA2 (Pin 6) are the ground returns. Connect one bulk capacitor (4.7µF to 10µF) and two 0.1µF capacitors in parallel between analog power and ground to provide filtering of low and high frequency noise. Place the bulk capacitor near VDDA1. Separate VDDA1 and VDDA2 from the digital power pins through a 10 ohm resistor.

VDD1 (Pin 16), VDD2 (Pin 25), and VDD3 (Pin 39) are the digital power supply pins. VSS1 (Pin 15), VSS2 (Pin 24), and VSS3 (Pin 40) are the ground returns. Place 0.1µF capacitors between digital power and ground, as close to the pins as possible.

Input signals that are to be tied high should not be shorted directly to VDD, but connected through a 1K to 10K ohm resistor in order to maximize ESD immunity of the sensor. A single resistor may be used for all inputs that are tied high.
Appendix B

Recommended handling and operating procedure for MBF300-FPC

A. MBF300-FPC installation / Insertion to ZIF socket

Lift carefully the actuator to disengage lid tab. Avoid to much pressure or forcefully lifting the lid tab in excess of 90° max. angle, as this may result to connector lid tab damage or potential solder joints crack.

Insert the MBF300-FPC in the slot. The contact pads must be on a “faced down” direction. Ensure that the edge connector of the FPC is fully inserted.

Push down and lock the lid tab. Slight click or snap will be felt once the lid tab is totally locked.

B. MBF300-FPC removal

To unlock the socket, lift the lid tab up to 90°. Slide out the MBF300-FPC until completely set free.